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Abstract
Deep Neural Networks are becoming the de-facto standard
models for image understanding, and more generally for
computer vision tasks. As they involve highly paralleliz-
able computations, Convolutional Neural Networks (CNNs)
are well suited to current fine grain programmable logic de-
vices. Thus, multiple CNN accelerators have been suc-
cessfully implemented on FPGAs. Unfortunately, Field-
Programmable Gate Array (FPGA) resources such as logic
elements or Digital Signal Processing (DSP) units remain
limited. This work presents a holistic method relying on ap-
proximate computing and design space exploration to op-
timize the DSP block utilization of a CNN implementation
on FPGA. This method was tested when implementing a
reconfigurable Optical Character Recognition (OCR) con-
volutional neural network on an Altera Stratix V device and
varying both data representation and CNN topology in or-
der to find the best combination in terms of DSP block uti-
lization and classification accuracy. This exploration gen-
erated dataflow architectures of 76 CNN topologies with 5
different fixed point representation. Most efficient imple-
mentation performs 883 classifications/sec at 256 × 256
resolution using 8 % of the available DSP blocks.
1 Introduction
Convolutional Neural Network (CNN) techniques are taking
part in an increasing number of computer vision applica-
tions. They have been successfully applied to image clas-
sification tasks [1, 2] and are wildly being used in image
search engines or in data centers [3].
CNN algorithms involve hundreds of regular structures
processing convolutions alongside non linear operations
which allow CNNs to potentially benefit from a significant
acceleration when running on fine grain parallel hardware.
This acceleration makes FPGAs a well suited platform for
CNN implementation. In addition, FPGAs provide a lower
power consumption than most of the Graphics Processing
Units (GPUs) traditionally used to implement CNNs. It also
offers a better hardware flexibility and a reasonable com-
putation power, as recent FPGAs embed numerous hard-
wired DSP units. This match motivated multiple state-of-
the-art approaches [4], as well as industry libraries [5] fo-
cusing on CNN implementation on FPGAs.
Nevertheless, efficient CNN implementations for FPGA
are still difficult to obtain. CNNs remain computationally in-
tensive while the resources of FPGAs (logic elements and
DSP units) are limited, especially in low-end devices. In ad-
dition, CNNs have a large diversity of parameters to tweak
which makes exploration and optimization a difficult task.
This work focuses on DSP optimization and introduces
a holistic design space exploration method that plays with
both the CNN topology and its fixed point arithmetic while
respecting some Quality of service (QoS) requirements. In
summary, the contribution of this paper is threefold:
• A tool named Hardware Automated Description of
CNNs (HADOC) is proposed. This utility generates
rapidly dataflow hardware descriptions of trained net-
works.
• An iterative method to explore the design space is de-
tailed. An optimized hardware architecture can be de-
duced after monitoring performance indicators such
classification accuracy, hardware resources used or
detection frame-rate.
• TPR/DSP metric is introduced. This ratio measures
the quotient between classification performance of a
CNN (its True Positive Rate (TPR)) and the number
of DSPs required for its FPGA implementation. This
gives a quantitative measure of an implementation ef-
ficiency.
Thus, this paper is organized as follows: Section II sum-
marises state-of-the art approaches for ConvNets imple-
mentations and optimization on FPGAs. Section III pro-
vides CNN background and links it to dataflow Model of
Computation (MoC). Section VI introduces design space
exploration for CNNs on FPGAs and our method for holistic
optimizing. Section V details exploration and implementa-
tion results. Finally, section VI concludes the papers.
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Figure 1: An example a CNN topology, 3 convolutional layers interspersed with 2 sub-sampling layers and one
fully connected stage
2 Related work
Neural networks are nowadays wildly used for computer vi-
sion tasks. Hence, multiple CNN accelerators have been
successfully implemented on FPGA. A non-exhaustive re-
view of these can be found in [6].
First attempt was in 1996 with Virtual Image Processor
(VIP) [7] : An FPGA based Single Instruction on Multiple
Data (SIMD) processor for image processing and neural
networks. However, since FPGAs in that times were very
constrained in terms of resources and logic elements, VIP
performance was quite limited.
Nowadays, FPGAs embed much more logic elements
and hundreds of hardwired MAC operators (DSP Blocks).
State-of-the-art takes advantage of this improvement in or-
der to implement an efficient feed-forward propagation of
a CNN. Based on [6], and to our knowledge, best state-
of-the-art performance for feed forward CNN acceleration
on an FPGA was achieved by Ovtcharov in [3], with a re-
ported classification throughput of 134 images /second on
ImageNet 1K [1]. Such a system was implemented on an
a Stratix V D5 device and outperformed most of state-of-
the-art implementations such [8, 9, 10]. Most of theses
designs are FPGA based accelerators with a relatively sim-
ilar architecture of parallel processing elements associated
with soft-cores or embedded hardware processors running
a software layer.
Regarding dataflow approaches for CNN implementa-
tions, the most notable contribution was neuFlow [4]: A
runtime reconfigurable processor for real-time image clas-
sification. In this work, Farabet and al. introduced a grid
of processing tiles that were configured on runtime to build
a dataflow graph for CNN applications. It was associated
to "luaFlow": a dataflow compiler that transforms a high-
level flow-graph representation of an algorithm (in a Torch
environment[11]) into machine code for neuFlow. Such ar-
chitecture was implemented on a Virtex 6 VLX240T and
provided a 12 fps categorization for 512x375 images.
In [12], an analytical design scheme using the roofline
model and loop tiling is used to propose an implementa-
tion where the attainable computation roof of the FPGA is
reached. This loop tilling optimization is performed on a C
code then implemented in floating point on a Virtex 7 485T
using Vivaldo HLS Tool. Our approach is different as it gen-
erates a purely dataflow architecture where topologies and
fixed-point representations are explored.
3 CNNs: background and implemen-
tation
3.1 Convolutional networks topology
Convolutional Neural Networks, introduced in [2], have a
feed-forward hierarchical structure consisting of a succes-
sion of convolution layers interspersed with sub-sampling
operators. Each convolution layer includes a large num-
ber of neurons, each performing a sum of elementary im-
age convolutions followed by a squashing non-linear func-
tion (Figure 1). A network topology can be described by
its depth, the number of its neurons and their arrangement
into layers. State-of-the-art CNNs for computer vision, such
as [1], are usually deep networks with more than 5 hidden
layers and with thousands of neurons.
Numerous machine learning libraries [11, 13, 14] can be
used to design, train and test CNNs. Caffe [14] is a C++
package for deep learning developed by the Berkeley Vi-
sion and Learning Center (BVLC). This framework is lever-
aged on in this work as it benefits from a large community,
contains Python and Matlab bindings, an OpenCL support
and a "Model zoo repository”, i.e. a set of popular pre-
trained models to experiment on. Moreover, CNN topolo-
gies can easily be explored using Caffe.
Convolutional Neural Networks and more generally im-
age stream processing algorithms can usually be ex-
pressed as sequences in an oriented graph of transforma-
tions. The CNN layout matches intuitively a dataflow model
of computation.
3.2 Dataflow MoC and CNNs
The foundations of dataflow MoC were formalized by [15]
in order to create an architecture where multiple fragments
of instructions can process simultaneously a stream of
data. Programs respecting dataflow semantics are de-
scribed as a network (graph) of fundamental process-
ing units commonly called Actors and communicating ab-
stract data messages called tokens on unidirectional First-
In First-Out (FIFO) channels. As each neuron applies con-
volutions with known kernels on streams of feature maps,
a dataflow processing model can be appropriate for CNNs
[16]. Thus, a high parallelism degree can be introduced at
each layer on the network and the successive layers can
be fully pipelined.
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Figure 2: Dataflow graph of an elementary CNN with 4
layers of 2 neurons
As an example, Figure 2 shows the dataflow graph of
a simple feature extractor composed of two convolutional
layers of two neurons each interspersed with pooling lay-
ers. Each actor in this graph performs elementary opera-
tions of a CNN such as convolutions (conv actor), pooling
(poolV,poolH actors), non linear activation (ReLu actor)
and summation (sum actor). Such processing is done on
a continuous stream i to extract two features F1 and F2 in
the example.
3.3 Implementation challenges on FPGAs
The implementation of feed-forward propagation of a deep
neural network in FPGAs is constrained by the available
computational resources.mendme Using floating-point to
represent network parameters makes the convolution arith-
metic very costly and requires many logic elements and
DSP blocks to be performed. Thus, CNN implementations
on FPGAs usually build on fixed point representations of
their data. Many studies have dealt with the aspects of
deep learning with limited numerical precision [17, 18, 19].
The most common approach, such as in [10, 20, 4], con-
sists of using a 16-bit fixed-point number representation
which incurs little to no degradation in classification accu-
racy when used properly.
In this work, We explore different CNN topologies and
data representations. Theses parameters are adjusted to
give the best trade-off between performance and resource
consumption.
4 Design space exploration
4.1 The TPR to DSP Ratio (TDR)
Design Space exploration can be seen in our case as a
method to deduce an efficient CNN implementation that op-
timizes either classification accuracy (TPR), hardware cost
(with a focus in this paper on DSP utilization), or a trade-
off between these two elements. To measure this "trade-
off", the TPR to DSP metric (TDR in short) is introduced
in equation 1. It computes the ratio between classification
accuracy of the implementation (TPR) and the number of
instantiated DSP blocks. TDR can be seen as the amount
of classification accuracy that a DSP block contribute with.
As an example, a TDR of 0.4 % means that every DSP
block brings 0.4 % of classification accuracy. The higher
the TDR is, the more efficient the implementation will be.
TDR(%) =
TPR(%)
DSP
(1)
This work aims to maximize the TDR with a holistic ap-
proach that explores the CNN topology and the data rep-
resentation of the learned weights and biases. These two
sets of parameters can be expressed as follows:
- The number of bits required to quantify network parame-
ters (weights and biases)
- N1, N2, ..., Nd : The number of neurons at each layer of
the network.
Other parameters, such as d the depth of the network, or
k the size of the convolution kernels can also be adjusted,
but this can only be done at a price of an increased explo-
ration complexity. Thus, these parameters are left to future
work.
One way to explore the design space is by using an iter-
ative method that generates the corresponding CNN hard-
ware architecture for each network topology and data rep-
resentation size. The proposed design space exploration
method is described with algorithm 1. The CNN perfor-
mances as well as the required hardware resources are
monitored at each iteration. The implementation that max-
imizes the TDR can be considered the one balancing the
most application requirements and hardware constraints.
4.2 The HADOC tool
The Hardware Automated Description Of CNNs (HADOC)
utility is the tool proposed in this study for network ex-
ploration. Starting from a CNN description designed and
learned using Caffe, HADOC generates the corresponding
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forall possible network topologies do
Train network
forall possible fixed point representations do
Generate hardware description
Estimate classification accuracy
Compute hardware utilization
end
end
Algorithm 1: Design Space Exploration Procedure
dataflow graph (Actors and FIFOs) described as a Caph
network. HADOC also extracts the learned CNN param-
eters from a caffe trained model (represented in a 32-bit
floating point format) and quantizes the data into the de-
sired fixed point-representation.
Caph [21] is a dataflow language used here as an in-
termediate representation between the Caffe CNN network
and its hardware description in VHDL. It is an image pro-
cessing specific High-Level Synthesis (HLS) that interprets
a desired algorithm to create a digital hardware descrip-
tion that implements its behaviour. Compared to other HLS
tools, Caph main feature is to generate a purely dataflow
and platform independent architecture from a graph net-
work. This architecture, described in VHSIC Hardware De-
scription Language (VHDL) can be implemented using a
synthesis tool. These tools indicates the used hardware
resources (logic elements, memory blocks and hard-wired
DSPs) of the FPGA target. Moreover, Caph provides a sys-
temC back-end to perform a functional simulation of the de-
signed hardware. This was used to estimate classification
accuracy for each network topology and data representa-
tion scheme. Figure 3 summarizes the conception flow and
tools involved in this work.
5 Results
This section describes an example of design space explo-
ration method. Dreamnet, a small convolutional neural net-
work is explored, optimized and implemented on an Altera
Stratix V 5SGSED8N3F45I4 device.
Dreamnet is a light CNN designed for OCR applications.
It is inspired from the LeNet5 [2] as it includes 3 con-
volutional layers of 3x3 kernels interspersed with 2 sub-
sampling stages that perform max-pooling operations. The
depth of the network is the only constant parameter, the
network topology (number of neurons per layer N1 ,N2,
and N3), and parameter representation B being varied and
explored. Table 1 describes its topology. Dreamnet is
trained on 10000 images from the Mixed National Institute
of Standards and Technology database (MNIST) handwrit-
ten digit database of which a few samples are displayed in
Figure 4a. The classification accuracy of its implementa-
tion is then estimated on 1000 images of handwritten digits
from the United States Postal Service (USPS) database.
The USPS database contains digits difficult to identify, as
Figure 3: Conception flow of design space exploration
shown by samples in Figure 4b.
(a) MNIST
(b) USPS
Figure 4: Differences between MNIST and USPS
handwritten digits databases
Layer Size Operation Kernel
C1 N1 Convolution 3x3
S1 N1 Max sub-sampling 2x2
C2 N2 Convolution 3x3
S2 N2 Max sub-sampling 2x2
C2 N3 Convolution 3x3
FC 10 Inner product -
Classif 10 Softmax -
Table 1: Dreamnet topology
In order to establish the optimal CNN topology, the space
of possible configurations is explored. At each iteration, the
tool chain of Figure 3 is leveraged on. It consists of the
caffe tool for specifying the network and learning param-
eters, the HADOC tool to generate Caph code, the Caph
compiler to generate VHDL, and finally the Altera Quartus
II synthesizer to evaluate the required hardware resources.
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Parameter Description Min Max
N1 Number of neurons in C1 3 5
N2 Number of neurons in C2 5 10
N3 Number of neurons in C3 7 14
B Representation size (in bits) 3 7
Table 2: Design space boundaries: Dynamics of the
explored parameters
For each topology, Dreamnet is trained using caffe be-
fore generating the corresponding hardware. In this work,
the choice is made to set, in the most resource-hungry
case, a limited number of 5 neurons for the first layer, 10
for the second layer, and 14 for the third layer. This topol-
ogy is sufficient enough to offer reasonable classification
accuracy for OCR purpose on the MNIST database (99.7
% TPR on the MNIST test-set). As a CNN extracts fea-
tures from an image hierarchically, the number of neurons
in a layer Ni should be higher than the number of neurons
in a previous layer Ni−1. Finally, a constant step step = 2
is chosen to iteratively increment the topology parameters.
This step can be reduced to 1 to have to have a more accu-
rate optimization. The other explored parameter is the data
representation size B. On Dreamnet, a data can have a
maximum size of 7 bits. On one hand, this representation
engenders a relatively low error rate compared to a floating-
point reference. On the other hand, it prevents arithmetic
over-flows to happen especially in the last stages of the
network. In contrast, a minimum of 3 bits were used to
represent the parameters which was the weakest precision
usable to have acceptable classification rates.
The design space boundaries being defined (summa-
rized in table 2), Algorithm 1 can be reformulated as Algo-
rithm 2. These boundaries will lead to explore a total of 76
networks with 5 different data type representations (A total
of 380 combinations). In order to estimate classification ac-
curacy, SystemC processed the 10000 images of the test
set at a rate of 66.6 classifications/second while the syn-
thesis tool takes an average of 6 minutes to compute the
number of required DSP blocks. Thus, an architecture is
explored every 8.5 minutes with an Intel i7-4770 CPU.
for N1 in min(N1) to max(N1) do
for N2 in N1 + step to max(N2) do
for N3 in N2 + step to max(N3) do
Caffe: Train network
for B in min(B) to max(B)
Hadoc + Caph : Generate hardware
SystemC: Simulate TPR
Quartus: Compute DSP utilization
end
end
end
Algorithm 2: Design space exploration on Dreamnet
A few remarkable implementations are detailed in tab 3.
The most efficient implementation considering TDR is I1:
it presents the best trade-off between hardware cost and
classification accuracy. Table 4 gives post-fitting reports of
I1. This architecture consumes low resources of the FPGA
as it uses 161 from the 1963 available DSP blocks of the
Stratix V device and 20 % of the available logic elements
while maintaining a 64.8% classification rate on USPS at a
rate of 57.93 MHz per pixel (which corresponds to 883 clas-
sifications per second with 256 × 256 image resolution).
Therefore, I1 could be implemented on a low-end device
with less logic resources and DSP blocks. I2 is the imple-
mentation with the lowest number of neurons and data rep-
resentation size, thus, this implementation has the weakest
DSP usage. Finally, we found that the configuration with
the greatest classification accuracy on USPS is I3. This
implementation is among the ones with the highest num-
ber of neurons and fixed-point representation, considering
the design space boundaries established above.
N1 N2 N3 B TPR USPS TPR MNIST DSP TDR
I1 4 6 8 5 64.8 % 98.3 % 161 0,40 %
I2 3 5 7 3 48.7 % 82.4 % 140 0,34 %
I3 4 8 12 7 73.2 % 99.7 % 428 0.17 %
Table 3: Remarkable implementations
LOGIC UTILIZATION ( IN ALMS ) 53,779 / 262,400 ( 20 % )
TOTAL RAM BLOCKS 109 / 2,567 ( 4 % )
TOTAL DSP BLOCKS 161/1963 (8 %)
FREQUENCY 57.93 MHz
CLASSIFICATION RATE ( AT 256× 256 ) 883 frame/s
Table 4: I1 implementation features on Stratix
5SGSED8N3F45I4 device
5.1 Topology exploration
When only network topology is explored (fixed-point repre-
sentation maintained constant at 3,4,..,7 bits), we find that
both of classification accuracy and DSP utilization increase
linearly with the number of neurons as shown in figures
5a and 5b. This causes implementations efficiency to de-
crease as the number of neurons grows, as represented in
figure 5c. The more "sized" a CNN is, the less efficient its
implementation will be.
5.2 Data-representation exploration
To see the approximate computing and numerical rounding
effects on CNNs implementations, figures 6a,6b and 6c are
plotted. They show the evolution of the average and stan-
dard deviation of network performances (in terms of TPR
and DSP usage) for various data representations.
It can be seen that the mean classification accuracy
(for all explored topologies) grows with numerical precision.
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Moreover, figure 6a shows how a 5 bit representation can
be sufficient enough to maintain tolerable classification ac-
curacy. In addition, figure 6b shows that DSP utilization
grows quadratically when using different sizes of fixed point
representations. Thus, the mean implementation efficiency
(plotted in Figure 6c) have a maximum value (in our case
5 bits) that gives the best classification accuracy to DSP
utilization trade-off.
5.3 Holistic Approach
Table 5 presents the architectures with more than 70 %
classification accuracy on USPS. 5 of these implemen-
tations have a different network topology while 3 different
data-representations are present.
If only a topology exploration with a 7 bits representa-
tion was performed, best reachable TDR would have been
0.171 i.e a relative loss of 41.9 % of efficiency compared to
the optimum TDR of 0.298. On the other hand, if network
topology was ignored and design space exploration fo-
cused only on fixed point data-representation, we show that
there can be a loss of 6.8 % of classification accuracy be-
tween two implementations with same data-representation
and different topologies (considering our design space
size). This underlines how important a holistic approach
is, where both topology and data-representation of a CNN
implementation are explored.
Figure 7 gives the result of such exploration as it shows
that the most efficient implementations can be obtained af-
ter exploring various topologies and data representations.
It also appears that a gradient descent optimization can
be considered which could lead to a faster exploration pro-
cess.
N1 N2 N3 B TPRusps DSP TDR
4 8 12 5 73 245 0.298
5 9 12 5 70.1 243 0.288
4 8 12 6 72.5 279 0.260
5 9 12 6 70.74 275 0.257
3 8 13 6 71.8 296 0.242
4 7 13 6 71 296 0.240
3 9 14 6 70.4 320 0.220
4 8 12 7 73.2 428 0.171
5 9 12 7 71.3 417 0.171
3 8 13 7 72.3 441 0.164
4 7 13 7 70.8 438 0.162
3 9 14 7 71.3 475 0.150
Table 5: Top 10 efficient implementations
6 Conclusion
This work presented a method to optimize DSP utilization
in FPGAs for CNN implementations. It relies on a holis-
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Figure 6: Design space exploration for different
representation size
Figure 7: Implementation efficiency of the CNN for
multiple CNN sizes and fixed point representations
tic design space exploration on CNN topology and data-
representation size to determine the most efficient architec-
ture. As an example, this optimization was applied for OCR
applications but can be transposed to other CNN classifi-
cation tasks. It has been shown in this paper that a holis-
tic approach is needed to optimize DSPs, as both fixed
point arithmetic and topology network aspects should be
explored.
The soft degradation in terms of quality when the num-
ber of bits is reduced or the topology simplified shows that
CNNs are particularly well suited to approximate computing
with a controlled rate of errors. Future work aim to improve
optimization by augmenting the size of the explored de-
sign space and explore the CNN depth. Moreover, we ex-
pect that more efficient architectures can be implemented
when bypassing the Caph HLS layer and generate directly
the corresponding Hardware Description Language (HDL)
of a neural network. Finally, it is planed to transpose de-
sign space exploration method to take more hardware con-
strains into account, such memory or logic elements utiliza-
tion.
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